

EMC enhanced General Sensor Conditioner

Datasheet (EN) 1.4

Product Overview

The NSA2860X is an EMC enhanced highly integrated IC for sensor conditioning and transmitting. It can be used for resistive or voltage output sensors like resistive bridge pressure sensor, thermocouple, RTD etc. The NSA2860X integrates one regulator with an external JFET, a 24-bit primary signal measurement channel, a 24-bit temperature measurement channel, sensor calibration logic, a pair of constant current sources and a 16-bit DAC. It can provide digital, 0~5V, 0~10V, 4~20mA, PWM and PDM outputs. The high integrity enables very compact PCB design with very few external components. With the internal calibration algorithm built in the MCU, the NSA2860X supports to compensate the temperature drift of zero and span up to the 2nd order and also the linearity up to the 3rd order.

Key Features

- Low drift voltage reference
- Instrumental amplifier with variable gain from 1X to 256X
- 24-bit ADC for primary signal measurement
- 24-bit ADC for temperature measurement
- Internal and external temperature sensor supported
- A pair of current sources
- 16-bit DAC
- 1X~8X digital gain
- Multiple filter settings
- Sensor calibration logic with built-in MCU
- 64-Bytes EEPROM
- 4~20mA current loop
- Ratiometric or absolute voltage output
- Special OWI communication
- SPI/I²C


- PWM/PDM
- High voltage regulator with external JFET or Bipolar
- Package: QFN20, SSOP16
- Operation temperature: -40°C~125°C (QFN20)
- Operation temperature: -40°C~150°C (SSOP16)
- RoHS & REACH compliance

Applications

- Pressure sensor and transmitter
- Thermocouple transmitter
- RTD temperature transmitter
- Other sensors

Device Information

| Part Number | Package | Body Size |
|---------------|---------|-----------|
| NSA2860X-QQNR | DFN20 | 4mm × 4mm |
| NSA2860X-DSSR | SSOP16 | 5mm × 6mm |



INDEX

| 1. PIN CONFIGURATION AND FUNCTIONS | 4 |
|--|-----------|
| 2. ABSOLUTE MAXIMUM RATINGS | 5 |
| 3. ESD RATING | 6 |
| 4. ELECTRICAL CHARACTERISTICS | 6 |
| 5. REGISTER DESCRIPTION | |
| 5.1. NORMAL REGISTERS | |
| 5.2. EEPROM REGISTERS | |
| 5. FUNCTION DESCRIPTION | |
| 6.1. ANALOG FRONT-END MODULE 1: PRIMARY SIGNAL (| CHANNEL |
| 6.1.1. PGA+PADC | |
| 6.1.2. THE INPUT COMMON-MODE VOLTAGE OF PGA | |
| 6.1.3. DIGITAL FILTER | 20 |
| | 20 |
| | T CHANNEL |
| | |
| | 21 |
| | |
| | |
| | 22 |
| | |
| | 23 |
| 6.3.4. PDM | 24 |
| 6.3.5. PWM | 25 |
| 6.4. POWER MANAGEMENT AND SENSOR DRIVE | |
| | 25 |
| | |
| | |
| | |
| | |
| | |
| | |
| | 27 |
| | 27 |
| 6.5.1.1. COMMAND MODE | 27 |
| | 27 |
| 6.5.2. EEPROM | 27 |
| 6.5.2.1. LOADING | 27 |
| | 27 |
| | 27 |
| | 27 |
| | |
| | |
| | |
| | 28 |
| 6.6.2. ALARM | |
| 7. SERIAL INTERFACE | |
| 7.1. OWIPROTOCOL | 29 |
| 7.1.1. TIMING SPEC | 29 |
| | 29 |
| | 30 |
| | 31 |
| | .) |
| 1.1.3. DUALTORTOWI COMMUNICATION (OWI_AC_EN | .j |

NSA2860X

| 7 | .1.6. QUIT OWI COMMUNICATION | 32 |
|--------|--|----|
| 7.2. | SPIINTERFACE | 32 |
| 7 | .2.1. INTERFACE SPECIFICATION | 32 |
| 7.3. | I2C INTERFACE | 34 |
| 3. PAC | KAGE INFORMATION | 38 |
| 9. TYP | ICAL APPLICATIONS | 39 |
| 9.1. | | 39 |
| 9.2. | | 39 |
| 9.3. | | 40 |
| 9.4. | | 40 |
| 9.5. | APPLICATION 5: ISOLATED PRESSURE SENSOR TRANSMITTER | 41 |
| 9.6. | APPLICATION 6: THERMAL COUPLE 4~20MA TEMPERATURE TRANSMITTER | 41 |
| 10. TA | PE/REEL INFORMATION | 42 |
| 11. OF | RDER INFORMATION | 43 |
| 12. RE | VISION HISTORY | 44 |

1. Pin Configuration and Functions

NSA2860X has two package options: QFN20 and SSOP16. The pin configuration is shown as below:




Figure 1. 1 QFN 20 package pin configuration




Figure 1. 2 SSOP16 package pin configuration

Table 1.1 QFN20 and SSOP16 Pin Configuration and Description

| QFN20 Pin No. | SSOP16 Pin No. | Pin Name | Туре | Description |
|------------------|-------------------|----------|--------|--------------------------------|
| 1 | 2 | AVDD | Supply | Internal power supply |
| 2 | 3 | VREFP | Analog | Reference voltage output/input |
| 3 | 4 | GND | Supply | Ground |

| 4 | 5 | VIP | Analog | Analog input positive |
|----|-----|-------------|----------------|--|
| 5 | 6 | VIN | Analog | Analog input negative |
| 6 | 7 | IEXC1 | Analog | 1 st constant current source |
| 7 | 8 | IEXC2 | Analog | 2 nd constant current source |
| 8 | 9 | TEMP | Analog | External temperature sensor input (ODR_T≠4'b1111) External Negative Reference Voltage input (ODR_T = 4'b1111) |
| 9 | 11 | FILTER/HART | Analog | DAC output filter /HART |
| 10 | 10 | LOOPN | Analog | Loop negative port |
| 11 | 12 | FBN | Analog | Output drive feedback |
| 12 | 13 | VOUT | Analog | Driver output pin |
| 13 | N/A | SCL | Digital Output | I ² C/SPI clock signal |
| 14 | N/A | SDA | Digital I/O | I ² C data signal (SDA) or SPI data signal (SDIO) |
| 15 | N/A | CSB | Digital Input | I ² C/SPI mode selection pin, SPI chip selection |
| 16 | 15 | DVDD | Supply | 1.8V DVDD digital LDO output |
| 17 | N/A | SDO/DRDYB | Digital Output | 4-wire SPI date output/data ready interruption |
| 18 | 14 | OWI | Digital I/O | One-wire interface |
| 19 | 16 | VDDHV | Analog | Supply with overvoltage/reverse voltage protection |
| 20 | 1 | VGATE | Analog Output | JFET Regulation Output |

2. Absolute Maximum Ratings

| Parameters | Symbol | Min | Тур | Мах | Unit | Comments |
|--------------------------------|----------------------|------|-----|----------|------|--------------|
| VDDHV Voltage | $VDDHV_{max}$ | -24 | | 28 | ٧ | 70°C, 1 hour |
| AVDD Voltage | $AVDD_{max}$ | -0.3 | | 6.5 | V | |
| Analog pin voltage | | -0.3 | | AVDD+0.3 | V | |
| VGATE pin voltage | $VGATE_{max}$ | -0.3 | | 7.5 | V | |
| LOOPN pin voltage | LOOPN _{max} | -1.2 | | 0.3 | V | |
| Analog output current Limit | | | | 25 | mA | |
| Digital pin voltage | | -0.3 | | AVDD+0.3 | ٧ | 25°C |
| Maximum junction temperature | Tj | | | 155 | °C | |
| Storage temperature | | -60 | | 150 | °C | |

| Operation temperature | T _{A_EXT} | -40 | 125 | °C | Normal temperature range |
|-----------------------|--------------------|-----|-----|----|---|
| | T_{A_ADV} | -40 | 85 | °C | Best Performance Temp range |
| | T _{A_BST} | 125 | 150 | °C | Extended temperature range, for 500h max over life time |

3. ESD Rating

| | Ratings | | | | |
|-------------------------|---|------|----|--|--|
| Electrostatic discharge | Human body model (HBM), per AEC-Q100-002 Rev E All other pins to AVDD/VDDHV All other pins to GND IO pins to IO pins | ±2 | kV | | |
| | Charged device model (CDM), per AEC-Q100-011 Rev B IO pins | ±500 | V | | |

4. Electrical Characteristics

| Parameters | Symbol | Min | Тур | Max | Unit | Comments |
|----------------------------------|----------------------|-----|------|------|------|---|
| Supply and Regulation | | | | | | |
| Cupply Voltage Dange | VDDHV | 3 | 5 | 5.5 | V | JFET_LVL = 0 |
| Supply Voltage Range | VDUHV | 5.5 | | 18 | | JFET_LVL = 1 |
| | VDDJ | 4.9 | 5 | 5.2 | | JFET_LVL = 0 |
| JFET Regulator Output | VDDJ | 3.2 | 3.3 | 3.5 | | JFET_LVL = 1 |
| JFET Regulator Output | DCDD | 100 | | | dB | @DC |
| | PSRR _{VDDJ} | 40 | | | dB | @20kHz |
| DVDD LDO Output | DVDD | 1.7 | 1.8 | 1.85 | V | |
| Power on Reset | V_{POR_AVDD} | | 2.5 | | | POR threshold as power up |
| Power off Reset | Vpor_hys | | 0.1 | | V | POR Hysteresis |
| | l _{avdd1} | | 1.55 | | mA | 4~20mA Transmitter mode (OUT_MODE = 3'b01x) |
| Current (Sensor not included) | l _{avdd2} | | 1.65 | | mA | 0~5V voltage output (OUT_MODE = 3'b00x) |
| | l _{avdd5} | | 1.4 | | mA | Digital output only (OUT_MODE = 3'b111) |
| | lcmd | | 115 | | μΑ | COMMAND MODE, SPI/I ² C, JFET_DIS = 1 |

| Reference Voltage and C | urrent Source | | | | | |
|--|--------------------|--------|-------|----------|------|---|
| Internal Bandgap Reference | V_{BG} | | 1.200 | | V | Not measurable directly, proportional with AVDDJ and VREF |
| VDC TC | V | | 5 | 25 | ppm/ | -40°C~105° C |
| VBG TC | V _{BG_TC} | | 5 | 30 | ℃ | -40°C~125° C |
| | | 3.585 | 3.605 | 3.625 | V | VREF_LVL = 0, 25℃ |
| VREF(VREFP-VREFN) | V _{REF} | 2.443 | 2.456 | 2.469 | V | VREF_LVL = 1, 25℃ |
| Load on VREF | R _{VREF} | 0.5 | | | kohm | |
| VREF Current Limit | VREF_limit | | 20 | | mA | Short to Ground |
| Input Current When VREF Driven External | I_VREF_EXT | | 10 | | nA | VREF_DIS = 1 |
| Current Source Outputs | IEXC1 | 0 | | 750 | μΑ | 50μA/Step |
| with Internal Reference Resistor | IEXC2 | 0 | | 700 | μΑ | 50μA/Step, When IEXC2<3:0> ≠ 4'b1111 |
| External Reference Resistor for Constant Current | R _{IEXC} | 20 | 25 | 33 | kohm | When IEXC2<3:0> = 4'b1111 |
| IEXC Temperature Drift (Internal Reference Resistor) | IEXC_TC | | 40 | 120 | ppm/ | |
| Mismatch of IEXCs | | -2% | | 2% | | IEXC*<3:0> = 4'b0001~4'b0011 |
| (IEXC1<3:0>= | | -1% | | 1% | | IEXC*<3:0> = 4'b0100~4'b0111 |
| IEXC2<3:0>) | | -0.5% | | 0.5% | | IEXC*<3:0> = 4'b1000~4'b1110 |
| IEXCPSRR | | | 1.2 | 4 | μA/V | IEXC = 350μA |
| Headroom Voltage for Current Sources | | 0 | | AVDD-0.8 | V | |
| IEXC RMS Noise, 0.1~100Hz | | | | 5 | nA | IEXC = 500μA |
| Primary Signal Measurer | ment Channel | | | | | |
| PGA Gain | GAIN | 1 | | 256 | | |
| | | 0.05% | | 0.5% | | Gain_P = 1,2 |
| | | -0.1% | | 0.7% | | Gain_P = 4,6 |
| PGA Gain Error | GAINP_ERR | -0.3% | | 0.6% | | Gain_P = 8, 12 |
| | | -0.5% | | 0.5% | | Gain_P = 16, 24 |
| | | -0.75% | | 0.25% | | Gain_P = 32, 48 |

| | | -1.8% | | 0.4% | | Gain_P = 64, 96, 128, 192, 256 |
|--|----------------------|---------------|-----------------|---------------|--------------|------------------------------------|
| PGA Gain TC Drift | GAINP_TC | | 3 | | ppm/ | |
| Offset | OFF | | | 600/GAIN | μV | Input referred, SYSTEM_CHOP_EN = 0 |
| Offset | OFF | -10 | 1 | 10 | μV | Input referred, SYSTEM_CHOP_EN = 1 |
| Offset TC | OFF_DRIFT | | ±5 | | nV/°C | Input referred, SYSTEM_CHOP_EN = 1 |
| PADC Resolution | RESRAW | | 24 | | Bits | |
| PADC Output Data Rate | ODR_P | 2.5 | | 2400 | Hz | |
| ENOB of Primary Channel | ENOB_P | Re | efer to Table 6 | 5.1 | Bits | Depends on PGAIN and ODR_P |
| Integral nonlinearity | INL | | | 15 | ppm of FS | |
| Input CMRR of Primary Channel | CMRR | | 120 | | dB | |
| PSRR of Primary Channel | PSRR | 90 | 120 | | dB | |
| Temperature Measureme | nt Channel (Inte | ernal and Ext | ernal Tempei | rature Sensoi | r) | |
| TADC Resolution | RES_T | | 24 | | Bit | |
| TADC GAIN | GAIN_T | 1 | | 4 | | 1,2,4 |
| TADC Output Data Rate | ODR_T | 2.5 | | 2400 | Hz | |
| TADC ENOB | ENOB_T | Refe | er to Table 6.2 | ,6.3 | | |
| Error of Internal Temperature Sensor | | | ±1.5 | ±3 | °C | -40 to 125 ℃ |
| TEMP Input Impedance | | | 1 | | Gohm | |
| Analog Input Pins | | | | | | |
| | | GND+0.4 | | AVDD-1.2 | V | PGA on (Gain>2) |
| Analog Input Voltage | VIP, VIN | GND+0.1 | | AVDD-0.1 | V | PGA off, Buffer on |
| | | GND-0.1 | | AVDD+0.1 | V | PGA off, Buffer off |
| Differential Input Voltage Range (VIP-VIN) | V_{range} | | ±VREF /GAIN | | V | VREF: ADC Reference Voltage |
| VINP, VINN Input Pin Leakage | l _{leakage} | | | ±1.5 | nA | DIAG_ON = 0, 25°C |

| DAC Resolution | | | 16 | | Bit | |
|---------------------------------|------------------------|--------|------------------|-------|------------|--------------------------------------|
| | \/FCD.4.C | 5).() | - | (0.0 | DIL | D |
| DAC Full Scale | VFSDAC | 5V, 3 | 3.3V, 1.2V or A' | | | Depends on DAC_REF<1:0> |
| DNL of DAC | DNL | | | 1 | LSB | |
| INL of DAC | INL | | | 10 | LSB | |
| DAC Output RMS noise | V_{rms} | | 0.5 | | mV | 0~5V Absolute Voltage Output Mode |
| Output Load Resistance | R _{load} | 1 | | | kohm | Voltage Output Mode |
| Output Load Capacitance | C_load | | | 150 | nF | Voltage Output Mode |
| Output Shorted Current Limit | lshort_lmt | 10 | | 25 | mA | Output Short to VDD or GND |
| Clamp High Level | ${\sf V}_{\sf clamph}$ | 0.5 | | 1 | VFSDA C | Set by CLAMP_HIGH<7:0> |
| Clamp Low Level | V_{clampl} | 0 | | 0.5 | VFSDA C | Set by CLAMP_LOW<7:0> |
| 4~20mA Current Loop | | | | | | |
| Loop Reference Resistor | R _{loop} | | 50 | | ohm | |
| Loop Current Noise | I _{rms} | | 0.2 | | μΑ | 0.1Hz~10Hz |
| Downscale Alarm Current | l _{faulth} | | 3.375 | | mA | |
| Upscale Alarm Current | I _{faultl} | | 21.75 | | mA | |
| Diagnostic and Alarm | | | | | | |
| Burnout Current | ldiag | | 100 | | nA | |
| Fault Alarm High | FAULT_HIGH | 98% | | | VDD | |
| Fault Alarm Low | FAULT_LOW | | | 2% | VDD | |
| osc | | | | | | |
| ADC Clock | FOSC_MOD | | 614.4 | | kHz | |
| Clock Rate Error | FOSC_ERR | -2% | | 1% | | -40~125℃ |
| PDM/PWM | | | | | | |
| PDM modulation Frequency | FPDM | 19.2 | | 153.6 | kHz | |
| PWM Frequency | FPWM | | 300 | | Hz | |
| PWM Resolution | RPWM | | 12 | | Bit | |

| Programming Temperature | T_{EEP} | -40 | | 105 | °C | |
|-------------------------------|-------------------|-----|-----|-----|-----|----------------------------|
| Programming Supply Voltage | V_{EEP} | 3 | | 5.5 | V | |
| Time for EEPROM programming | T_{EEP} | | 0.8 | | S | |
| Endurance | | | 10k | | | |
| Date Retention | | 10 | | | А | @150 ℃ |
| Serial Interface | | | | | | |
| Communication Data Rate | | | | 10 | MHz | SPI Interface |
| | F _{sclk} | | | 400 | kHz | I ² C Interface |
| | | | | 50 | kHz | OWI Interface |

5. Register Description

The register map of the NSA2860X includes two parts, normal registers and EEPROM registers. The normal registers include data registers and some control registers, while the EEPROM registers are mainly configuration registers and calibration coefficients. All EEPROM registers should be written by external interface on command mode (register 'CMD' = '0x00').

5.1. Normal Registers

IF_CTRL(R/W)

| Address | Bit | Register Name | Default | Description |
|---------|-----|---------------|---------|--|
| 0x00 | 7,0 | SDO_ACTIVE | 1'b1 | Set either of these two bits to 1 for SPI4-wire: |
| | | | 1'b1 | 0: SPI3-wire |
| | | | | 1: SPI4-wire (SDO as serial output) |
| | 6,1 | LSB_FIRST | 1'b0 | Set either of these two bits to 1 for SPI LSB first: |
| | | | 1'b0 | 0: SPI MSB first |
| | | | | 1: SPI LSB first |
| | 5,2 | SOFTRESET | 1'b0 | Set either of these two bits to 1 to reset the chip. Return to 0 after |
| | | | 1'b0 | reset. |

STATUS (Read only)

| Address | Bit | Register Name | Default | Description |
|---------|-------|-----------------|----------|--|
| 0x02 | 7 – 3 | ERROR_CODE<4:0> | 5'b00000 | Code error: |
| | | | | Bit6 = 1: VIP open or VREF short; |
| | | | | Bit5 = 1: VIP short to GND; |
| | | | | Bit4 = 1: VIN open or short to VREF; |
| | | | | Bit3 = 1: VIN short to GND |
| | 2 | CRC_ERR | 1'b0 | 1: CRC error detected during EEPROM loading; |

| | | | | | When CRC error is asserted, EEPROM register bits 'OWI_DIS', 'OWI_AC_EN', 'OWI_WINDOW', 'JFET_DIS', 'VREF_DIS', 'EEPROM_LOCK' are forced to 0. |
|--|--|---|-------------|------|---|
| | | 1 | LOADING_END | 1'b0 | 1: EEPROM loading end flag |
| | | 0 | DRDY | 1'b0 | 1: Set after a new data updated and automatically cleared after a register reading to PDATA/TDATA or before the next data's coming |

PDATA (Read only, Primary channel data register)

| Address | Bit | Register Name | Default | Description |
|---------|-------|---------------|---------|--|
| 0x06 | 7 – 0 | PDATA<23:16> | 0x00 | Signed, 2's complement: |
| 0x07 | 7 – 0 | PDATA<15:8> | 0x00 | When 'RAW_P' = 1, store the ADC output of primary channel; |
| 0x08 | 7 – 0 | PDATA<7:0> | 0x00 | When 'RAW_P' = 0, store the calibrated primary channel data. |

TDATA (Read only, Temperature channel data register)

| Address | Bit | Register Name | Default | Description |
|---------|-------|---------------|---------|--|
| 0x09 | 7 – 0 | TDATA<23:16> | 0x00 | Signed, 2's complement: |
| 0x0a | 7 – 0 | TDATA<15:8> | 0x00 | When 'RAW_T' = 1, store the ADC output of temperature channel; |
| 0x0b | 7 – 0 | TDATA<7:0> | 0x00 | When 'RAW_T' = 0, store the calibrated temperature data, LSB = 1/2^16°C. |
| | | | | Real Temperature = TDATA/2^16+25 ℃ |

DAC_DATA (R/W, DAC input data register)

| Address | Bit | Register Name | Default | Description |
|---------|-------|----------------|---------|--|
| 0x12 | 7 – 0 | DAC_DATA<15:8> | 0x00 | DAC input data, unsigned; |
| 0x13 | 7 – 0 | DAC_DATA<7:0> | 0x00 | When 'RAW_P' = 0, set by the internal calibration logic, read only; When 'DAC_BLANK' = 1 and 'RAW_P' = 1, set externally through serial interface. |
| 0x14 | 0 | DAC_BLANK | 1'b0 | Blank DAC input update when 'RAW_P' = 1, should be set before writing DAC_MSB and DAC_LSB and cleared after writing finished. |

COMMAND (R/W, Command register)

| Address | Bit | Register Name | Default | Description |
|---------|-------|---------------|---------|---|
| 0x30 | 7 – 0 | CMD<7:0> | 0x03 | 0x00: command mode, all EEPROM can be written only in command mode. |
| | | | | 0x01/0x02: Reserved |
| | | | | 0x03: Active mode |
| | | | | 0x33: Enter EEPROM Program Mode |

QUIT_OWI (Write only)

| Address | Bit | Register Name | Default | Description |
|---------|-------|----------------|---------|---|
| 0x61 | 7 – 0 | QUIT_OWI <7:0> | 0x00 | Write '0x5D' to this register to quit OWI communication |

| | If 'QUIT_OWI_CNT' = 0x00, quit OWI communication permanently. If 'QUIT_OWI_CNT' is not 0x00, quit OWI mode temporary with a certain time and then get back to OWI mode. |
|--|---|
| | time and then get back to own mode. |

QUIT_OWI_CNT (R/W)

| Address | Bit | Register Name | Default | Description |
|---------|-------|-------------------|---------|---|
| 0x62 | 7 – 0 | QUIT_OWI_CNT<7:0> | 0x00 | Time for temporary quit OWI communication Mode. |
| | | | | 0x00: Quit forever, 0x01: 50ms, 0x02: 100ms 0xFF: 12.8s |

EE_PROG (R/W)

| Address | Bit | Register Name | Default | Description |
|---------|-------|---------------|---------|---|
| 0x6A | 7 – 0 | EE_PROG<7:0> | 0x00 | Write '0x7E' or '0xFE' to start EEPROM programming. Automatically cleared to '0x00' after programming finished. |

VDD_CHECK (R/W)

| Address | Bit | Register Name | Default | Description |
|---------|-----|---------------|---------|--|
| 0x70 | 0 | VDD_CHECK | 1'b0 | Write '1' to force VDD/2 as the input of temperature ADC |

5.2. EEPROM Registers

SYS_CONFIG1 (R/W)

| Address | Bit | Register Name | Default | Description |
|---------|-----|---------------|---------|---|
| 0xA1 | 7 | CAL_MODE | 1'b0 | 0: one segment calibration with the 2 nd order temperature coefficients 1: two segment calibration with the 1 st order temperature coefficients |
| | 6 | BURNOUT_EN | 1'b0 | 1: enable the 100nA burnout current sources and enable diagnosis |
| | 5 | FAULT_ON | 1'b0 | 1: when any fault is detected, pull analog output to a fixed level voltage or loop current. |
| | 4 | FAULT_LVL | 1'b0 | O. Low alarm output (voltage output), 3.375mA (current output) 1. High alarm output (voltage output), 21.75mA (current output) |
| | 3 | OWI_AC_EN | 1'b0 | 0: Single-port OWI communication mode 1: Dual-port OWI communication mode |
| | 2 | OWI_WINDOW | 1'b0 | 0: OWI can be entered during a 10ms~80ms window after power up or soft reset 1: infinite window, OWI can be entered any time after power up |
| | 1 | OWI_DIS | 1'b0 | OWI disabled (Won't be effective until next power on reset or soft reset after EEPROM is programmed) |
| | 0 | INT_EN | 1'b0 | 1. Enable Data ready interruption (Through SDO/DRYB pin, active low) |

SYS_CONFIG2 (R/W)

| Address | Bit | Register Name | Default | Description |
|---------|-----|---------------|---------|------------------------------|
| 0xA2 | 7 | JFET_DIS | 1'b0 | 1: Disable JFET regulator |
| | 6 | JFET_LVL | 1'b0 | 0: JFET regulator outputs 5V |

| | | | 1: JFET regulator outputs 3.3V |
|-----|---------------|--------|---|
| 5 | VREF_DIS | 1'b0 | 1: Disable reference buffer and reference voltage can be forced externally |
| 4 | VREF_LVL | 1'b0 | 0: VREFP = 3.6V 1: VREFP = 2.45V |
| 3 | T_OUT_EN | 1'b0 | 1: When not in OWI mode, TADC data outputs through OWI pin in PWM format |
| 2-0 | OUT_MODE<2:0> | 3'b000 | 3'b000: Voltage output 3'b001: Reserved, should not be used 3'b010/3'b011: Current loop output 3'b100: PDM output 3'b101: PWM output 3'b110: Reserved, should not be used 3'b111: Disable DAC |

Current_EXC (R/W)

| Address | Bit | Register Name | Default | Description |
|---------|-------|---------------|---------|--|
| 0xA3 | 7 – 4 | IEXC1<3:0> | 4'b0000 | IEXC1/2: set IEXC1 and IEXC2 current value or mode |
| | | | | 4'b0000: Disabled |
| | | | | 4'b0001: 50μA |
| | | | | 4'b0010: 100μA |
| | 3 – 0 | IEXC2<3:0> | 4'b0000 | |
| | | | | 4'b1110: 700μA |
| | | | | 4'b1111 for IEXC1, 750μA; |
| | | | | 4'b1111 for IEXC2: use external reference resistor |

PCH_Config1 (R/W)

| Address | Bit | Register Name | Default | Description |
|---------|-------|---------------|---------|---|
| 0xA4 | 7 – 4 | GAIN_P<3:0> | 4'b0000 | Primary Channel Gain 4'b0000:1X, 4'b0001:2X, 4'b0010:4X, 4'b0011:6X, 4'b0100:8X, 4'b0101:12X, 4'b0110:16X, 4'b0111:24X, 4'b1000:32X, 4'b1001:48X, 4'b1010:64X, 4'b1011:96X, 4'b1100:128X, 4'b1101:192X, 4'b1110:256X, 4'b1111:1X and disable buffer. |
| | 3-0 | ODR_P<3:0> | 4'b0000 | PADC output data rate setting 4'b0000:2.4kHz, 4'b0001:1.2kHz, 4'b0010:600Hz, 4'b0011:300Hz, 4'b0100:150Hz, 4'b0101:75Hz, 4'b0110:37.5Hz, 4'b0111:18.75Hz, 4'b1000:10Hz (with 60Hz notch), 4'b1001:10Hz (with 50Hz notch), 4'b1010:5Hz (with 60Hz notch), 4'b1011:5Hz (with 50Hz notch), 4'b1100:2.5Hz (with 60Hz notch), 4'b1101:2.5Hz (with 50Hz notch), 4'b1110, 4'b1111: PADC disabled |

PCH_Config2 (R/W)

| Address | Bit | Register Name | Default | Description |
|---------|-------|---------------|---------|---|
| 0xA5 | 7 – 6 | DAC_REF<1:0> | 2'b00 | DAC full scale reference |
| | | | | 2'b00: 5V, 2'b01: 3.3V, 2'b10: 1.2V, 2'b11: AVDD (Ratiometric output) |
| | 5 – 3 | Reserved<2:0> | 3'b000 | Should be 3'b000 |
| | 2 | SYS_CHOP_EN | 1'b0 | 0: disable system chopping |
| | | | | 1: enable system chopping |
| | 1 | INPUT_SWAP | 1'b0 | 1: swap the polarity of inputs of PADC |
| | 0 | RAW_P | 1'b0 | 0: update calibrated sensor data into 'PDATA' register. 'DAC_DATA' will be set by internal calibration logic |
| | | | | 1: update raw primary ADC data into 'PDATA' register after conversion, and allow DAC to be set externally |

TCH_Config (R/W)

| Address | Bit | Register Name | Default | Description |
|---------|-------|---------------|---------|---|
| 0xA6 | 7 | EXT_TEMP | 1'b0 | 0: internal temperature sensor selected 1: external temperature sensor selected (TEMP pin as external temperature sensor input) |
| | 6 – 5 | GAIN_T<1:0> | 2'b00 | Gain for temperature channel (External temperature sensors only) 2'b00: 1X, 2'b01: 2X, 2'b10/2'b11: 4X |
| | 4-1 | ODR_T | 4'b0000 | TADC output data rate, similar as ODR_P 4'b0000:2.4kHz, 4'b0001:1.2kHz, 4'b0010:600Hz, 4'b0011:300Hz, 4'b0100:150Hz, 4'b0101:75Hz, 4'b0110:37.5Hz, 4'b0111:18.75Hz, 4'b1000:10Hz (with 60Hz notch), 4'b1001:10Hz (with 50Hz notch), 4'b1010:5Hz (with 60Hz notch), 4'b1011:5Hz (with 50Hz notch), 4'b1100:2.5Hz (with 60Hz notch), 4'b1101:2.5Hz (with 50Hz notch) 4'b1110, 4'b1111: TADC disabled When TADC disabled, the negative reference voltage (VREFN) for PADC is driven externally through TEMP pin |
| | 0 | RAW_T | 1'b0 | 0: store the calibrated TADC data into 'TDATA' register 1: store the direct TADC output into 'TDATA' register |

CLAMPH (R/W)

| Address | Bit | Register Name | Default | Description |
|---------|-------|---------------|---------|--|
| 0xA7 | 7 – 0 | CLAMPH<7:0> | 0x00 | Set clamping high level. (1- CLAMPH *2^ (-9)) * VFSDAC |

CLAMPL (R/W)

| Address | Bit | Register Name | Default | Description |
|---------|-------|---------------|---------|--|
| 0xA8 | 7 – 0 | CLAMPL<7:0> | 0x00 | Set clamping low level, CLAMPL *2^ (-9) * VFSDAC |

OFFSET0 (R/W)

| Address | Bit | Register Name | Default | Description |
|---------|-------|---------------|---------|--|
| 0xA9 | 7 – 0 | OFF0<15:8> | 0x00 | Sensor Calibration coefficient, offset at T0. LSB = 1/2^15. RANGE (-1, |
| 0xAA | 7 – 0 | OFF0<7:0> | 0x00 | (+1) |

CTC1 (R/W)

| Address | Bit | Register Name | Default | Description |
|---------|-------|---------------|---------|--|
| 0xAB | 7 – 0 | CTC1<15:8> | 0x00 | Sensor Calibration coefficient, |
| 0xAC | 7 – 0 | CTC1<7:0> | 0x00 | CAL_MODE = 0: the 2 nd order temperature coefficient of offset. LSB = 1/2^22. RANGE (-0.00781, +0.00781) |
| | | | | CAL_MODE = 1: the 1^{st} order temperature coefficient of offset for segment 0. LSB = $1/2^2$. RANGE (-0.00781, +0.00781) |

CTC2 (R/W)

| Address | Bit | Register Name | Default | Description |
|---------|-------|---------------|---------|--|
| 0xAD | 7 – 0 | CTC2<15:8> | 0x00 | Sensor Calibration coefficient, |
| 0xAE | 7 – 0 | CTC2<7:0> | 0x00 | CAL_MODE = 0: the 2 nd order temperature coefficient of offset. LSB = 1/2^29, RANGE (-6.1e-5, 6.1e-5) |
| | | | | CAL_MODE = 1: the 1^{st} order temperature coefficient of offset for segment 1, LSB = $1/2^2$ 22. RANGE (-0.00781, +0.00781) |

S0 (R/W)

| Address | Bit | Register Name | Default | Description |
|---------|-------|---------------|---------|---|
| 0xAF | 7 – 0 | S0<15:8> | 0x00 | Sensor calibration coefficient, sensitivity at T0. LSB = 1/2^15 |
| 0xB0 | 7 – 0 | S0<7:0> | 0x00 | (unsigned), RANGE (0,2) |

STC1 (R/W)

| Address | Bit | Register Name | Default | Description |
|---------|-------|---------------|---------|---|
| 0xB1 | 7 – 0 | STC1<15:8> | 0x00 | Sensor Calibration coefficient, |
| 0xB2 | 7 – 0 | STC1<7:0> | 0x00 | CAL_MODE = 0: the 1 st order temperature coefficient of sensitivity. LSB = 1/2^22. RANGE (-0.00781, +0.00781) |
| | | | | CAL_MODE = 1: the 1^{st} order temperature coefficient of sensitivity for segment 0. LSB = $1/2^2$ 22. RANGE (-0.00781, +0.00781) |

STC2 (R/W)

| Address | Bit | Register Name | Default | Description |
|---------|-------|---------------|---------|--|
| 0xB3 | 7 – 0 | STC2<15:8> | 0x00 | Sensor Calibration coefficient. |
| 0xB4 | 7 – 0 | STC2<7:0> | 0x00 | CAL_MODE = 0: the 2 nd order temperature coefficient of sensitivity. LSB = 1/2^29, RANGE (-6.1e-5, 6.1e-5) |
| | | | | CAL_MODE = 1: the 1 $^{\rm st}$ order temperature coefficient of sensitivity for segment 1, LSB = 1/2^22. RANGE (-0.00781, +0.00781) |

KS (R/W)

| Address | Bit | Register Name | Default | Description |
|---------|-------|---------------|---------|---|
| 0xB5 | 7 – 0 | KS<15:8> | 0x00 | Sensor calibration coefficient, the 2 nd order nonlinearity coefficient, |
| 0xB6 | 7 – 0 | KS<7:0> | 0x00 | LSB = 1/2^15, RANGE (-1, +1) |

KSS (R/W)

| Address | Bit | Register Name | Default | Description |
|---------|-------|---------------|---------|---|
| 0xB7 | 7 – 0 | KSS<15:8> | 0x00 | Sensor calibration coefficient, the 3 rd order nonlinearity coefficient, |
| 0xB8 | 7 – 0 | KSS<7:0> | 0x00 | LSB = 1/2^16, RANGE (-0.5, +0.5) |

SCALE_OFF (R/W)

| Address | Bit | Register Name | Default | Description |
|---------|-------|------------------|---------|--|
| 0xB9 | 7 – 0 | SCALE_OFF<23:16> | 0x00 | SCALE offset coefficient, LSB = 1/2^23. RANGE (-1, +1) |
| 0xBA | 7 – 0 | SCALE_OFF<15:8> | 0x00 | |
| 0xBB | 7 – 0 | SCALE_OFF<7:0> | 0x00 | |

SCALE_S (R/W)

| Address | Bit | Register Name | Default | Description |
|---------|-------|----------------|---------|---|
| 0xBC | 7 – 0 | SCALE_S<23:16> | 0x00 | SCALE sensitivity coefficient(unsigned), LSB = 1/2^16 (unsigned), |
| 0xBD | 7 – 0 | SCALE_S<15:8> | 0x00 | RANGE (0, 256) |
| 0xBE | 7 – 0 | SCALE_S<7:0> | 0x00 | |

T0 (R/W)

| Address | Bit | Register Name | Default | Description |
|---------|-------|---------------|---------|--|
| 0xBF | 7 – 0 | T0<7:0> | 0x00 | Temperature sensor calibration coefficient, reference temperature point, Real reference temperature, REAL_T0 = T0 + 25, LSB = 1. RANGE (-128, +127) |

KTS (R/W)

| Address | Bit | Register Name | Default | Description |
|---------|-------|---------------|---------|---|
| 0xC0 | 7 – 0 | KTS<7:0> | 0x00 | Temperature sensor calibration coefficient, the 2 nd order nonlinearity coefficient for external temperature sensor, LSB = 1/2^7, RANGE (-1, +1) |

MTO (R/W)

| A | ddress | Bit | Register Name | Default | Description |
|---|--------|-------|---------------|---------|---|
| 0 | xC1 | 7 – 0 | MTO<15:8> | 0x00 | Temperature sensor calibration coefficient, offset coefficient of |
| 0 | xC2 | 7 – 0 | MTO<15:8> | 0x00 | external temperature sensor, MTO: LSB = 1/2^15, RANGE (-1, +1) |

KT (R/W)

| Address | Bit | Register Name | Default | Description |
|---------|-------|---------------|---------|---|
| 0xC3 | 7 – 0 | KT<15:8> | 0x00 | Temperature sensor calibration coefficient: sensitivity coefficient |
| 0xC4 | 7 – 0 | KT<15:8> | 0x00 | of external temperature sensor, KT: LSB = 1/2^12, RANGE (-8, +8) |

DAC_OFF (R/W)

| Address | Bit | Register Name | Default | Description |
|---------|-------|---------------|---------|--|
| 0xC5 | 7 – 0 | DAC_OFF<15:8> | 0x00 | DAC calibration coefficient: DAC offset LSB = 1/2^15, RANGE (- |
| 0xC6 | 7 – 0 | DAC_OFF<7:0> | 0x00 | 1,+1) |

DAC_GAIN (R/W)

| Address | Bit | Register Name | Default | Description |
|---------|-------|----------------|---------|--|
| 0xC7 | 7 – 0 | DAC_GAIN<15:8> | 0x00 | DAC calibration coefficient: DAC gain coefficient, LSB = 1/2^16, |
| 0xC8 | 7 – 0 | DAC_GAIN<7:0> | 0x00 | RANGE (-0.5, +0.5) |

PADC_OFF (R/W)

| Address | Bit | Register Name | Default | Description |
|---------|-------|-----------------|---------|--|
| 0xC9 | 7 – 0 | PADC_OFF<23:16> | 0x00 | PADC calibration coefficient: PADC offset, LSB = 1/2^23, RANGE |
| 0xCA | 7 – 0 | PADC_OFF<15:8> | 0x00 | (-1, +1) |
| 0xCB | 7 – 0 | PADC_OFF<7:0> | 0x00 | |

PADC_GAIN (R/W)

| Address | Bit | Register Name | Default | Description |
|---------|-------|-----------------|---------|---|
| 0xCC | 7 – 0 | PADC_GAIN<15:8> | 0x00 | PADC calibration coefficient: PADC gain, LSB = 1/2^16, RANGE (- |
| 0xCD | 7 – 0 | PADC_GAIN<7:0> | 0x00 | 0.5, +0.5) |

P0 (R/W)

| Address | Bit | Register Name | Default | Description |
|---------|-------|---------------|---------|---|
| 0xCE | 7 – 0 | P0 <7:0> | 0x00 | Sensor calibration coefficient: reference pressure point for nonlinearity calibration, LSB = 1/2^7, RANGE (-1, 1) |

SPARE (R/W)

| Address | Bit | Register Name | Default | Description |
|---------|-------|---------------|---------|------------------|
| 0xCF | 7 – 0 | SPARE1<7:0> | 0x00 | SPARE Register 1 |
| 0xD0 | 7 – 0 | SPARE2<7:0> | 0x00 | SPARE Register 2 |
| 0xD1 | 7 – 0 | SPARE3<7:0> | 0x00 | SPARE Register 3 |
| 0xD2 | 7 – 0 | SPARE4<7:0> | 0x00 | SPARE Register 4 |
| 0xD3 | 7 – 0 | SPARE5<7:0> | 0x00 | SPARE Register 5 |
| 0xD4 | 7 – 0 | SPARE6<7:0> | 0x00 | SPARE Register 6 |

| 0xD5 | 7 – 0 | SPARE7<7:0> | 0x00 | SPARE Register 7 |
|------|-------|-------------|------|------------------|
| 0xD6 | 7 – 0 | SPARE8<7:0> | 0x00 | SPARE Register 8 |

PDM_FREQ (R/W)

| Address | Bit | Register Name | Default | Description |
|---------|-------|---------------|---------|---|
| 0xD7 | 7 – 6 | DIG_GAIN<1;0> | 2'b00 | ADC digital gain 00: 1X, 01: 2X, 10: 4X, 11: 8X |
| | 5 – 4 | PDM_FREQ<1:0> | 2'b00 | PDM modulation frequency, 00: 19.2kHz, 01: 38.4kHz, 10: 76.8kHz, 11: 153.6kHz |
| | 3 – 0 | Reserved | 2'b00 | |

RESERVED

| Address | Bit | Register Name | Default | Description |
|---------|-------|---------------|---------|---|
| 0xD8 | 7 – 0 | RESERVED | - | NOVOSENSE Information, customer should not erase these bits |

EEPROM_LOCK (R/W)

| Address | Bit | Register Name | Default | Description |
|---------|-------|--------------------|------------|--|
| 0xD9 | 7 | EEPROM_LOCK | 1'b0 | 1: EEPROM lock, set 1 and then EEPROM can't be programmed. (Won't be effective until next power on reset or soft reset after EEPROM is programmed) |
| | 6 – 0 | PartID (read only) | 7'b0000001 | NOVOSENSE chip ID, customer should not erase these bits |

6. Function Description

The NSA2860X is a highly integrated sensor conditioner for voltage output sensors like Wheatstone bridge pressure sensor, thermocouple and RTD. The chip incorporates five parts: analog front-end module, digital module, analog output module, power supply module and serial interfaces. The block diagram of the NSA2860X is shown in Figure 6.1.

Analog front-end module includes a primary signal measurement channel with an instrumental amplifier followed by a 24-bit $\Sigma\Delta$ ADC, a temperature measurement channel with also a 24-bit $\Sigma\Delta$ ADC, for precision sensor signal measurement.

The digital module is composed of registers, EEPROM, control logic, and Built-in MCU with built-in algorithms. The sensor calibration algorithm is implemented with the built-in MCU and can supports up to 2nd order temperature drift compensation of offset and sensitivity for the sensor. It can also compensate the nonlinearity of sensor output up to 3rd order. The configuration parameters and coefficients for calibration are stored in the EERPOM of 64 bytes.

The analog output module includes a 16-bit DAC and a flexible configurable output driver which can be configured to support several voltage output modes, 4~20mA current loop mode, PDM output and PWM output. The power supply module includes a sensor voltage driver, a pair of current sources and a high voltage JFET regulator. The NSA2860X supports three serial interfaces: SPI, I²C and OWI, writing and reading registers of configuration, calibration coefficients and data.




Figure 6. 1 Block diagram of the NSA2860X

6.1. Analog Front-End Module 1: Primary Signal Channel

The primary signal measurement channel includes an instrumental PGA, 24-bit sigma-delta ADC (PADC) followed by digital filters.

6.1.1. PGA+PADC

The PGA is a gain programmable instrumental amplifier, with its gain configurable to 1X, 2X, 4X, 6X, 8X, 16X, 24X, 32X, 48X, 64X, 96X, 128X, 192X, 256X. The NSA2860X has built-in RFI filter for RFI immunity enhancement.




Figure 6. 2 Primary signal channel (PGA+ADC)

The PADC performs the analog to digital conversion. The output of the ADC is digital filtered with 24-bit resolution. The reference voltage of the ADC is VREF, and the allowable differential input range is ±VREF/GAIN_P. The PADC output can be expressed by the following equation:

$$PDATA_{RAW} = \frac{VIP - VIN}{VREF} * GAIN_P * 2^{23}$$

PDATA_{RAW} can be read out from 'PDATA' registers (Reg0x06-Reg0x08) only when 'RAW_P' is set to 1, otherwise the built-in MCU calibrates the sensor using the calibration coefficients and temperature data stored in 'TDATA' and put the calibrated digital output of the primary channel onto the 'PDATA' registers.

6.1.2. The Input Common-mode Voltage of PGA

The PGA is of differential input and differential output. The output voltages of the PGA can be express as:

$$VP_PGA = VCMin + GAIN_P * VDin/2$$

 $VN_PGA = VCMin - GAIN_P * VDin/2$

in which VCMin and VDin are the common-mode voltage and differential voltage of the PGA input voltage. To avoid the saturation of the amplifiers, both VP_PGA and VN_PGA should meet the follow limitation:

$$AGND + 0.1V < VP(N)_{PGA} < AVDD - 0.1V$$

From above, the input common-mode voltage should satisfy following limitation:

$$AGND + 0.1V + GAIN_P * VDin(max)/2 < VCMin < AVDD - 0.1V - GAIN_P * VDin(max)/2$$

Besides, the input of the PGA amplifiers is PMOS transistor so the PGA input should meet:

$$VIP(N) < AVDD - 1V$$

For voltage-driven bridge sensors, the common-mode voltage of its output is usually close to VREF/2. One can easily meet the limitation by choosing a proper 'GAIN_P' and make VDin(max) <0.8*VREF/GAIN_P. '0.8' here is considered to give some margin for the sensor sensitivity and the amplifier voltage swing. For current-driven sensors, more careful settings are needed to maximize the dynamic range of the PADC.

6.1.3. Digital Filter

The bandwidth and output data rate (ODR) of the digital filter can be set by 'ODR_P'. ODR can be set from 2.4 kHz to 2.5Hz. The lower ODR, the lower noise the PADC output will have, in the cost of slower time response. Table 6.1 shows the effective number of bits (ENOB) of PADC output with different ODR_P settings. The relationship of ENOB with RMS noise is:

$$ENOB_{RMS} = 24 - log_2(RMS_{ADC})$$

 RMS_{ADC} is the RMS value of ADC output noise in LSB. The relationship between RMS ENOB (ENOB_RMS) and noise free ENOB (ENOB_NF) is shown as below:

| ODD (U=) | GAIN | | | | | | | | | | | | | | |
|----------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| ODR (Hz) | 1 | 2 | 4 | 6 | 8 | 12 | 16 | 24 | 32 | 48 | 64 | 96 | 128 | 192 | 256 |
| 2400 | 17.9 | 18.0 | 17.8 | 17.8 | 17.8 | 17.6 | 17.8 | 17.7 | 17.6 | 17.5 | 17.3 | 16.9 | 16.5 | 16.1 | 15.6 |
| 1200 | 18.3 | 18.4 | 18.3 | 18.3 | 18.2 | 18.2 | 18.2 | 18.0 | 18.0 | 17.8 | 17.5 | 17.2 | 16.8 | 16.3 | 16.0 |
| 600 | 18.7 | 18.6 | 18.5 | 18.7 | 18.6 | 18.6 | 18.6 | 18.4 | 18.4 | 18.1 | 17.9 | 17.6 | 17.1 | 16.7 | 16.3 |
| 300 | 19.0 | 18.9 | 19.0 | 19.0 | 18.8 | 18.9 | 18.8 | 18.8 | 18.6 | 18.6 | 18.3 | 18.0 | 17.6 | 17.1 | 16.7 |
| 150 | 19.7 | 19.5 | 19.7 | 19.6 | 19.6 | 19.6 | 19.6 | 19.4 | 19.3 | 19.0 | 18.9 | 18.5 | 18.0 | 17.6 | 17.2 |
| 75 | 20.7 | 20.9 | 20.6 | 20.6 | 20.7 | 20.6 | 20.4 | 20.1 | 20.1 | 19.8 | 19.5 | 19.0 | 18.6 | 18.1 | 17.7 |
| 37.5 | 21.2 | 21.4 | 21.1 | 21.1 | 21.0 | 21.0 | 21.0 | 20.8 | 20.7 | 20.3 | 20.0 | 19.6 | 19.2 | 18.7 | 18.3 |
| 18.75 | 21.8 | 21.9 | 21.5 | 21.7 | 21.6 | 21.6 | 21.4 | 21.3 | 21.2 | 20.8 | 20.5 | 20.1 | 19.7 | 19.2 | 18.8 |
| 10* | 22.3 | 22.3 | 22.0 | 22.1 | 22.1 | 22.1 | 22.0 | 21.8 | 21.6 | 21.2 | 21.0 | 20.5 | 20.1 | 19.6 | 19.2 |
| 5* | 22.7 | 22.7 | 22.5 | 22.6 | 22.6 | 22.5 | 22.4 | 22.3 | 22.0 | 21.7 | 21.3 | 21.0 | 20.6 | 20.1 | 19.7 |
| 2.5* | 23.0 | 23.1 | 23.0 | 23.0 | 23.0 | 22.9 | 22.9 | 22.7 | 22.5 | 22.1 | 21.8 | 21.5 | 21.1 | 20.6 | 20.2 |

Table 6. 1 ENOB_{RMS} of PADC under different ODR settings (VREF = 3.6V, 'SYS_CHOP_EN' = 0)

6.1.4. System Chopping

When 'SYS_CHOP_EN' = 1, the system chopping mode of primary signal channel is enabled. When this mode is used, the input-referred offset of the primary signal channel can be very small. Meanwhile, the system chopping can also improve the immunity of RFI/EMI. ENOB will be 0.5-bit higher when system chopping is enabled with the actual ODR is about half of the setting ODR_P when ODR_P <=600Hz. For ODR_P >600Hz, the actual ODR is 1/4 of setting ODR_P at minimum.

^{*}For ODR of 10Hz, 5Hz and 2.5Hz, two filter settings can be selected but with the same ENOB_{RMS}

^{*}When ODR_P≤10Hz, the 50 or 60Hz notch filter will be activated. User can choose the proper notch filter for different applications. The error of the clock rate is designed to be less than 1% to minimize the effect to notch filter ability.

6.2. Analog Module 2: Temperature Measurement Channel

The temperature measurement channel is to measure the working temperature of the sensor for the temperature compensation of the sensed signal. This channel works independently of the primary channel. The NSA2860X supports both internal temperature sensor and external temperature sensor, selected by register bit 'EXT_TEMP' bit. The temperature sensor's output is digitized by a 24-bit ADC (TADC) and also digital filtered. The ODR setting of the temperature measurement channel is the same as the primary signal channel, set by 'ODR_T'. When the temperature difference between the sensor element and the NSA2860X chip is acceptable, internal temperature sensor can be used. Otherwise, a proper external temperature measurement scheme should be chosen, such as diode, RTD or the bridge resistor itself, etc. Through different 'RAW_T' setting, either the direct TADC data or the calibrated temperature data can be read from 'TDATA' registers.

6.2.1. Internal Temperature Sensor

The internal temperature sensor is factory calibrated, with its calibration coefficients stored at EEPROM registers reg0xC1, reg0xC2 and reg0xC3. When 'RAW_T' is set to 0 and 'GAIN_T' is set to 4X, the NSA2860X can provide a temperature reading in degree Celsius, in the format of

$$T = TDATA/2 ^ 16 + 25$$

For example, 'TDATA = 0x1FF24B' corresponding to 56.95° C. The relationship between the noise of the internal temperature sensor and 'ODR_T' setting is shown in Table 6.2.

Table 6. 1 RMS Noise of Internal Temperature Sensor under different ODR_T

| ODR (Hz) | 2400 | 1200 | 600 | 300 | 150 | 75 | 37.5 | 18.75 | 10 | 5 | 2.5 |
|------------------------------------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|
| RMS Noise in ${}^{m{\mathcal{C}}}$ | 0.0079 | 0.0060 | 0.0045 | 0.0038 | 0.0032 | 0.0020 | 0.0015 | 0.0011 | 0.0008 | 0.0008 | 0.0007 |

6.2.2. External Temperature Sensor

When external temperature sensor mode is selected, the temperature sensing signal input from the TEMP pin is buffered for TADC conversion. The reference voltage of the TADC is also VREF. The gain of the TADC can be 1X, 2X and 4X. The relationship between TDATA_{RAW} and the temperature input is

$$TDATA_{RAW} = VTEMP * GAIN_T/VREF * 2^{23}$$

When RAW_T = 0, the built-in MCU calibrated the offset, sensitivity and nonlinearity of the measured temperature signal. Please refer to application note NOVOSENSE provided for calibration description details. The external temperature sensing can be done in many ways, including RTD, diode and sensor bridge resistance itself. Figure 6.3 gives an example using a low TC drift resistor to sense the bridge resistance, which is usually proportional to the temperature of the sensor element. In case the bridge sensor is current driven, the bridge voltage can be used as temperature sensing input directly.




Figure 6. 3 External temperature sensing using sensor bridge and a reference resistor

The output data rate of TADC can be set by 'ODR_T', similar as the primary signal channel. The relationship between ODR_T and the ENOB of TADC is shown in Table 6.3.

Table 6. 2 ENOB of TADC under different ODR_T (External temperature sensor mode)

| ODD T (117) | ENOB | | | | | |
|-------------|----------|----------|----------|--|--|--|
| ODR_T (HZ) | GAIN_T=1 | GAIN_T=2 | GAIN_T=4 | | | |
| 2400 | 17.7 | 17.5 | 16.9 | | | |

| 1200 | 18.1 | 17.9 | 17.2 |
|-------|------|------|------|
| 600 | 18.5 | 18.1 | 17.2 |
| 300 | 18.8 | 18.3 | 17.4 |
| 150 | 19.1 | 18.5 | 17.6 |
| 75 | 19.5 | 18.9 | 18.0 |
| 37.5 | 19.4 | 18.6 | 17.6 |
| 18.75 | 19.9 | 18.7 | 18.1 |
| 10 | 20.2 | 19.4 | 18.5 |
| 5 | 20.2 | 19.6 | 18.5 |
| 2.5 | 20.9 | 19.9 | 18.8 |

6.3. Analog Output Stage

The analog output stage of the NSA2860X consists of a 16-bit DAC and an output buffer with feedback network. Through register configuration and external connection, the NSA2860X provides a lot of output modes such as absolute voltage output (0~5V, 0~3.3V, 0~1.2V), ratiometric voltage output (0~AVDD), 0~10V voltage output, PDM output, PWM output, 4~20mA current loop. The output mode of analog output stage can be configured by 'OUT_MODE' registers, which is an independent configuration from analog front-end ADC.

6.3.1. 16-bit DAC

The voltage output of the DAC is expressed by the following equation,

$$VOUT = \frac{DAC_DATA < 15:0 >}{2 \cdot 16} * VFSDAC$$

'DAC_DATA' stores the DAC input data in unsigned format. VFSDAC is DAC full scale range, which is configured by 'DAC_REF'. When 'RAW_P' = 0, the 'DAC_DATA' is updated by the internal MCU with the calibrated output data. The DAC full scale range is clamped by the clamping voltage configured by 'CLAMP_HIGH' and 'CLAMP_LOW'.

The low clamping voltage is defined by the following equation,

$$VOUT_LOW = \frac{CLAMP_LOW < 7:0 >}{2 \cdot 9} * VFSDAC$$

The high clamping voltage is defined by the following equation:

$$VOUT_HIGH = (1 - \frac{CLAMP_HIGH < 7:0 >}{2 \cdot 9}) * VFSDAC$$

When 'RAW_P' = 1, the 'DAC_DATA' stops updating internally, but can be configured externally through serial interface, and the offset error and full-scale range error of analog output stage should be also measured and calibrated externally. In this case, the 'DAC_BLANK' bit should be used to erase the glitch generated during the 'DAC_DATA' updating. Set 'DAC_BLANK' bit 1 before refreshing the 'DAC_DATA', and 0 after that.

The DAC output noise can be reduced by a low-pass RC filter, which is comprised by the internal 120kohm resistor and external capacitor between FILTER/HART pin and GND pin. For example, a 47nF external capacitor will limit the signal bandwidth as low as 30Hz. However, in some fast response application, smaller external filtering capacitor should be chosen.

6.3.2. Voltage Output

When OUT_MODE = 3'b000, analog output stage is configured as voltage output mode. A class-AB output buffer is used to drive large load and the OUT pin and FBN pin should be shorted together as shown in Figure 6.4. The gain of output buffer is configured by 'DAC_REF' to provide several types of full-scale output range, such as absolute output (0~5V, 0~3.3V, 0~1.2V) and ratiometric output (0~AVDD), as listed in Table 6.4. The internal bandgap reference is used for absolute output.

| DAC_REF<1:0> | Output Mode | Output Voltage Range |
|--------------|-------------|-------------------------|
| 2'b00 | Absolute | 0~5V |
| 2'b01 | Absolute | 0~3.3V |
| 2'b10 | Absolute | 0~1.2V |
| 2'b11 | Ratiometric | 0~AVDD |

Table 6. 3 'DAC_REF' and output mode




Figure 6. 4 Configuration for voltage output mode

0~10V full scale output range is also available as shown in Figure 6.5 with a few external components, where DAC_REF<1:0> = 2'b00.




Figure 6. 5 Configuration for 0~10V output mode

6.3.3. 4~20mA Current Loop

When OUT_MODE = 3'b01x and DAC_REF<1:0> = 2'b00, analog output stage is configured as $4\sim20$ mA current loop mode. Internal bandgap reference with very low temperature drift is used for DAC reference. When using 50ohm external reference resistor, the loop current can be expressed as followed:

ILOOP = DAC_DATA <
$$15:0 > /2^16 * 24mA$$

The loop current transfer function is also shown in Figure 6.7. The minimum of ILOOP is about 1.5mA, which is determined by the self-operation current of the NSA2860X. To not exceed 4mA lower limit for 4~20mA current loop, the total current consumed by the NSA2860X and sensor element should be less than 3.5mA.




Figure 6. 6 Configuration for 4~20mA current loop mode




Figure 6. 7 Loop current transfer function

The FILTER/HART pin can not only be used for noise filtering, but also for HART communication in current loop mode. As shown in Figure 6.8, the 500mVpp HART signal can be modulated into current loop as 1mApp current through a 470pF capacitor.




Figure 6. 8 Configuration for HART communication

6.3.4. PDM

When 'OUT_MODE' = 3'b100, analog output stage is configured as PDM output mode, the 'DAC_DATA' is converted to 1-bit PDM single by a 1-order modulator internally and outputted through OUT pin. An external RC filter should be connected to OUT pin to

filter the PDM signal to analog voltage. Digital isolation output can also be realized by external level shifter and isolation device. 'PDM_FREQ' is used to set the PDM output frequency. The equivalent output resistance at OUT pin is about 20ohm. As a result, when using external RC filter, the equivalent resistance load should be less than 20kohm as to make sure the output error is less than 1‰. Two-stage low pass RC filter in series is recommended as shown Figure 6.9. Some RC filter examples are provided in Table 6.5.

| R1 (kOhm) | C1 (nF) | R2 (kOhm) | C2 (nF) | Ripple (mV/V) | 0~90% Settling Time(µs) |
|-----------|---------|-----------|---------|---------------|----------------------------|
| 100 | 22 | 100 | 22 | 0.12 | 14 |
| 100 | 100 | 0 | 0 | 2.5 | 24 |
| 100 | 220 | 0 | 0 | 1.2 | 50 |

Table 6. 4 RC filter examples for PDM output




Figure 6. 9 RC filter for PDM output

6.3.5. PWM

Both primary signal channel and temperature measurement channel support PWM output.

When 'OUT_MODE' = 3'b101, primary channel output data will present on the OUT pin in the PWM format. The PWM carrier frequency is fixed at 300Hz, and the PWM output duty cycle is decided by DAC_DATA<15:4> with 12-bit resolution.

PWM Duty Cycle of Primary Channel = DAC_DATA[15: 4]/4096

When 'TOUT_EN' = 1 and the chip is not in OWI mode, the OWI pin is used as the output pin for Temperature Channel data in PWM format and the PWM output duty cycle is defined as follow:

PWM Duty Cycle of Temperature Channel = TDATA < 23:12 >/4096

6.4. Power Management and Sensor Drive

The NSA2860X internally includes a precision bandgap reference with very low temperature drift, less than 0.1% during full temperature range (-40~85°C). This reference voltage is used in the constant voltage or current driving circuits for sensors, JFET regulator, clock generator and ADC/DAC etc.

6.4.1. Sensor Driver

6.4.1.1. Sensor Driver

The VREFP pin can provide a constant voltage to drive the bridge sensors, which is also the reference voltage for PADC and TDAC (in external Temperature Sensor Mode). The constant driving voltage can be selected either 3.6V or 2.45V via the EERPOM register bit 'VREF_LVL'. When' VREF_DIS' = 1, VREFP pin can be driven from the external reference voltage.

When TADC is activated (ODR_T \neq 4'b1111), the negative reference voltage (VREFN) for PADC is internally connected to GND. When TADC is disabled (ODT_T = 4'b1111), the negative reference voltage (VREFN) for PADC is driven externally through TEMP pin.

6.4.1.2. Constant Current Drive

A pair of constant current sources is available for current-driven pressure sensors, RTD sensors and external diode temperature sensors. The constant driving current can be configured with internal or external reference resistor as shown in Figure 6.10. When $(EXC2) \neq 4$ b1111, an internal reference resistor is used and the current output through IEXC1 and IEXC2 pins are separately configured by (EXC1) and (EXC2) with the mismatch less than 1%.




Figure 6. 10 Constant Current Driver

When 'IEXC2'=4'b1111, external reference resistor is applied at IEXC2 pin instead of internal reference resistor. The temperature drift of current source will be smaller when using accurate reference resistor externally. The current source is only available at IEXC1 pin, which is equal to IEXC1<3:0>*1.2V/RISRC EXT.

6.4.2. JFET Regulator

By tuning the gate of external JFET (for example, BSS169) through VGATE pin, the JFET regulator integrated in the NSA2860X can convert the external high voltage supply to 5V (JFET_LVL = 0) or 3.3V (JFET_LVL = 1) and supply it to the AVDD pin (Figure 6.11). An external NPN bipolar (for example, BCX5610) with a 50kohm resistor is also OK for this regulation in case the high voltage supply is higher than 8V (Figure 6.12).




Figure 6. 11 Regulation with external JFET




Figure 6. 12 Regulation with external NPN Bipolar

6.4.3. Internal LDO

A 1.8V LDO is integrated in the NSA2860X to provide power supply for the internal digital circuits. A 100nF decoupling capacitor should be connected at DVDD pin externally.

6.4.4. Power on Reset

A POR block is integrated in the NSA2860X for power on reset and EEPROM loading. When AVDD<2.5V, the chip is in reset state. After AVDD > 2.5V, the POR output is released and EEPROM is loaded afterwards. The POR circuits have 100mV hysteresis, that is, the chip won't go into the reset state again until the AVDD is dropped as low as 2.4V.

6.5. Built-In MCU Core and Control Logics

6.5.1. Work Modes

Two Different work modes are supported by the NSA2860X, command mode and active mode, which can be configured by the register 'CMD' (Reg0x30).

6.5.1.1. Command Mode

The command mode can be entered by writing the register 'CMD' with 0x00, which is used for configuring the chip outside. All the EEPROM registers (from Reg0xA1 – Reg0xD9) can only be modified in this mode.

6.5.1.2. Active Mode

The active mode is the default mode after powering up, which can also be entered by writing the register 'CMD' with 0x03. In this mode, the primary measurement channel and the temperature channel continuously update their measured values into the 'PDATA' or 'TDATA' registers, and the selected output mode will be activated simultaneously. When the register bit 'RAW_P/T' = 1, the ADC conversion results will be put into the 'PDATA' or 'TDATA' directly, otherwise, every time the primary measurement channel ADC conversion ends, the build-in MCU core does once sensor calibration flow with the latest temperature value measured. When the register bit 'INT_EN' = 1, the SDO_DRDYB pin is used to indicate that a new data is ready for reading via the serial interface with an active low voltage level, and this pin will come back to high level after the data reading or about 100us before next new data's coming.

Even without the SDO_DRDYB pin, the shadow registers inside the NSA2860X can also guarantee a non-glitch reading by keeping the 'PDATA' and 'TDATA' registers stable during once serial interface reading. Note that, the multiple bytes of one measured data should be read out together in once multi-byte serial interface reading command.

6.5.2. **EEPROM**

64 bytes EEPROM is contained in the NSA2860X to store the chip configurations and sensor calibration coefficients.

6.5.2.1. Loading

The contents of the EEPROM will be loaded into the EEPROM registers automatically after power up or soft-reset with the CRC checking. If the calculated CRC result does not match with what stored in the EEPROM, the 'CRC_ERROR' bit will be set and the analog output state will be decided according to the fault diagnostic and alarm configurations. Another status register bit 'LOADING_END' will be set after the loading completes.

6.5.2.2. Programming

EEPROM registers will not be programmed into the EEPROM directly after OWI writing. The contents of the EEPROM registers will be programmed into the EEPROM by the following sequence:

- 1. Set the register byte 'COMMAND' (Reg0x30) with 0x33, to enter EEPROM programming mode.
- 2. Writing the register byte 'EE_PROG' (Reg0x6A) with 0x7E or 0xFE, to start EEROM programming.

When 0x7E is used, the built-in MCU will first compare the register contents with the EEPROM contents, and only erase and program the bytes with the difference. If 0xFE is used, all EEPROM contents will be erased and then programmed. The programming time is different in these two modes. It is recommended to use 0x7E for programming.

During EEPROM programming, a new CRC check code will be generated according to the contents of the EEPROM registers and will be programmed to the EEPROM simultaneously. The content of the 'EE_PROG' register will automatically come back to 0x00 to indicate the programming is done. A re-powering up or soft reset is needed to reload the EEPROM contents back to the EEPROM registers to check the programmed value.

6.5.2.3. Lock and Unlock

The EEPROM inside the NSA2860X can be locked by setting the 'EEPROM_LOCK' bit then programming it into the EEPROM. After locked, the EEPROM cannot be programmed again, and only a special EVA-kits provided by NOVOSENSE can unlock it.

6.5.3. Built-in MCU Core

The NSA2860X is integrated with a built-in MCU core, which performs the signal processing, sensor calibration, EEPROM loading and programming etc. The MCU's program code is pre-stored in the internal ROM, which cannot be modified by customers. Please contact NOVOSENSE if a customized MCU program code is needed.

6.5.4. Calibration

The calibration flow inside the NSA2860X is divided into two steps. The first is the DAC calibration, which can erase the offset and sensitivity error induced by the DAC block during voltage or current output mode. The other is sensor calibration, which can

compensate the sensor with offset, sensitivity, up to the 2nd order offset temperature drift, up to the 2nd order sensitivity temperature drift, up to the 3rd order non-linearity. Please refer to application note NOVOSENSE provided.

6.6. Fault Detection and Alarm




Figure 6. 13 Fault diagnostic

6.6.1. Fault Detection

Setting register bit 'BURNOUT_EN'1 enables the fault diagnostics. When diagnostics is enabled, a pair of 100nA burnout current sources is applied to the input of the primary signal channel. Four comparators will be activated to monitor the input voltages. Two comparators compare the input voltage to 100mV and the other two comparators compare the input voltages to upper limit level VTHH. VTHH depends on register bit 'VREF_DIS'. If 'VREF_DIS' = 0, VTHH = VEXT-100mV, otherwise VTHH = AVDD-1.1V. If any of the comparator output is asserted, fault is detected and reported in the 'STATUS' register (reg0x02).

6.6.2. Alarm

If any fault is detected and register bit 'FAULT_ON' is set to 1, the alarm function of the NSA2860X will be trigged. The output will be forced driven to close to GND or AVDD if it is not in current loop mode. Register bit 'FAULT_LVL' is used to set fault level to pulling down to 'GND' ('FAULT_LVL' = 0) or pulling up to 'AVDD' (FAULT_LVL = 1). If it is in current loop output mode, the loop current will be forced to 3.375mA ('FAULT_LVL' = 0) or 21.75mA ('FAULT_LVL' = 1). Together with the clamping function, fault can be easily distinguished from signal saturation.

7. Serial Interface

Three different serial interfaces (OWI, SPI and I²C) are supported in the NSA2860X to configure registers, program EEPROM and pulling measured data. When register bit 'OWI_WINDOW' = 0, the time between 10ms and 80ms after powering up is defined as the OWI entering window. If a special 24 bits OWI entering pattern is detected via OWI pin in this window, the chip enters OWI communication mode, otherwise enters I²C or SPI communication mode. Then, CSB pin is used to further select between I²C and SPI methods, high voltage level or floating indicates the I²C method, low voltage level indicates the SPI method. When 'OWI_WINDOW' = 1, the OWI window becomes infinite length.




Figure 7. 1Definition of serial communication mode

7.1. OWI Protocol

The NOVOSENSE self-owed One Wire Interface (OWI) protocol integrated in the NSA2860X can support serial communication under all 0-5V, 0-10V and 4-20mA output modes with no extra communication wires added. This protocol identifies the data bit transferred by the duty cycle of one rising-to-rising period. Duty cycle more than 5/8 means a logical 1, and less than 3/8 means a logical 0.

7.1.1. Timing Spec

Symbol Description Condition Min. Тур. Мах. Unit OWI bit period 20 4000 μs t_{period} Duty cycle for 0 1/8 1/4 3/8 tpulse 0 t_{period} Duty cycle for 1 5/8 3/4 7/8 tpulse_1 t_{period} Start low pulse time 20 4000 tstart μs Stop condition time 2 $\boldsymbol{t}_{\text{stop}}$ tperiod

Table 7. 1 OWI Timing Spec




Figure 7. 2 OWI Timing

7.1.2. Enter OWI Mode

If 'OWI_WINDOW' = 0, the time between 10ms and 80ms after powering up is OWI entering window. If a special 24 bits OWI entering pattern (0xB5A6C0, as shown below) is detected via OWI pin in this window, the chip enters OWI communication mode. Under this setting, the OUT pin is disabled during the OWI window and OWI mode; the OWI pin and the OUT pin can be shorted together to support 3-wire sensor products.

If 'OWI_WINDOW' = 1, the OWI window's length becomes infinite, the OUT pin is activated during OWI window and OWI mode, and the OWI pin and OUT pin cannot be shorted together.




Figure 7. 3 OWI Entering Pattern

In OWI communication, the bit period is determined by the period of the last bit of OWI entering pattern, and cannot be changed during the entire communication, so the bit period during OWI communication should keep the same as the OWI entering pattern.

7.1.3. OWI Protocol

The OWI protocol used is defined as follows:

a) Idle State

During inactivity of the bus, OWI line is pulled-up to high voltage level.

b) Start Condition

When OWI line is in idle state a low pulse (return to high) with a pulse width between 20 µs to 4ms indicates a start condition. Every command has to be initiated by a start condition sent by the master. The master can only generate the start condition when the OWI line is in idle state.

c) Stop Condition

After the write or read operation ends, the bus comes back to the idle state automatically. During any time of a transmission, the bus can be set back to the idle state by forcing the OWI line constant high or low voltage level for at least two times of the bit period (t_{period})

d) Addressing

After the start condition, the master sends the addressing information, consisting of an 8-bit register address (MSB first), 2-bit byte number (NO. bits) and a read/write-bit (0-write, 1-read). The register address indicates which register you will write into or read from; the byte number indicates how many bytes will write/read continuously: 00: 1 byte, 01: 2 bytes, 10: 3 bytes, 11: 4 bytes; the read/write-bit indicates it a read operation (0) or write operation (1).

e) Write Operation

During transmission from master to slave (WRITE), the read/write bit is followed by 1/2/3/4 bytes (according to the byte NO. bits) transmitted data (MSB first), and the addressed register and follows will be refreshed to the written data after a stop condition.




Figure 7. 4 OWI Write Operation

f) Read Operation

During transmission from slave to master (READ), the master should set its OWI port as input after the read/write bit is sent, then the slave begins to transmit 1/2/3/4 bytes (according to the byte NO. bits) data (MSB first), which is contented in the addressed register and follows. Each data bytes include 8 bits of data and 2 bits of parity check code C1 and C0.

C1 = Read_data[7] ^ Read_data[5] ^ Read_data[3] ^ Read_data[1];

C0 = Read_data[6] ^ Read_data[4] ^ Read_data[2] ^ Read_data[0];

The master can check the transmission with the parity check code. After all data bytes transmitted, the slave goes back to idle state automatically.




Figure 7. 5 OWI Read Operation

7.1.4. Pins and Configurations

Two pins (OWI and OUT) and two register bits (OWI_AC_EN and OWI_WINDOW) are related to the OWI communication. Different applications can be supported via different configurations. Please refer to Table7.2 for details.

OWI_AC_EN: 0, single-port communication method with the OWI pin used for both input and output port, which is typically used in 0-5V analog output products. 1, dual-port communication method with the OWI pin as the slave input port and the OUT pin as the slave output port; this method is typically used in the 0-10V and 4-20mA products

OWI_WINDOW: 0, OWI mode should be entered between a 10ms and 80ms window after powering up. 1, the window is infinite and the OWI mode can be entered any time after powering up.

| OWI_AC_EN | OWI_Window | Windows | Input Port | Output Port | Output Mode | OUT pin state mode | Shorten OUT and OWI | Typical Applications |
|-----------|------------|---------------|---------------|----------------|----------------|--------------------------|---------------------------|--|
| 0 | 0 | 10ms- 80ms | OWI | OWI | OD | Hz | Supported | 3-wire modules with 0~5V output (Short OUT and OWI pins), external pull-up resistor is needed |
| 0 | 1 | Infinite | OWI | OWI | OD | Signal Output | Not Supported | Cases that signal out and OWI communication are used simultaneously, external pull-up resistor is needed. |
| 1 | 0 | 10ms- 80ms | OWI | OUT | Push- Pull | OWI output | Supported | 3-wire modules with 0-10V output, 2-wire modules with 4-20mA output. 0-5V output modules with big load capacitor |
| 1 | 1 | Infinite | OWI | OUT | Push- Pull | OWI output | Supported | Isolated Transmitter using OWI/OUT pins for Isolated communication |

Table 7. 2 Pin configurations for OWI communications

7.1.5. Dual-Port OWI Communication (OWI_AC_EN = 1)

As described in 5.1.4, a special dual-port OWI communication is supported by the NSA2860X for applications in 4~20mA and 0-10V output products with no extra communication wires added. The protocol is shown in Figure 7.6, with the OWI pin as the slave input port, and the OUT pin as the slave output port.




Figure 7. 6 Dual Ports OWI Communication

As shown in Figure 7.7, in 4-20mA applications, data transmission from the master to the chip is implemented by adding a square-waved signal on the power supply wire and AC coupling it onto the OWI pin with an external capacitor. The chip to master transmission data is modulated to the loop current (1: 10mA, 0: 4mA) and can be read out by the master through a comparator circuit. Limited by the response time of the current loop, the bit period of this OWI communication method should be no less than 100µs. The advantage of this kind of communication method is that the LOOP+/LOOP- wires are multiplexed for communications and no extra communication wires needed. Similarly, in the 0-10V applications, data transmission from the master to chip is also implemented by signal coupling from the power supply to the OWI pin and data from chip to the master is put on the OUT pin. Also, only three wires (VDD, GND, OUT) are needed for a 0-10V product with no extra communication wires.




Figure 7. 7 Typical circuit for the dual ports OWI communication in the 4~20mA applications

7.1.6. Quit OWI communication

Writing Reg0x61 with 0x5d during OWI mode can temporarily or permanently quit the OWI communication for output voltage or current measuring. The register byte 'OWI_QUIT_CNT' is used to set the quit time with the LSB = 50ms (0x00 means permanently quit), and the chip will be back into OWI mode again after the quit time's up.

7.2. SPI Interface

7.2.1. Interface Specification

Table 7. 3 SPI interface specifications

| Symbol | Parameter | Condition | Min | Max | Unit |
|---------------------|-----------------|-----------------------------------|-----|-----|------|
| f _{sclk} | Clock frequency | Max load on SDIO or SDO = 25pF | | 10 | MHz |
| t _{sclk_l} | SLCK low pulse | | 20 | | ns |
| t _{sclk_h} | SLCK high pulse | | 20 | | ns |

| T _{sdi_setup} | SDI setup time | | 20 | | ns |
|------------------------|----------------------|--------------|----|----|----|
| T_{sdi_hold} | SDI hold time | | 20 | | ns |
| _ | SDO/SDI output delay | Load = 25pF | | 30 | ns |
| T _{sdo_od} | | Load = 250pF | | 40 | ns |
| T _{csb_setup} | CSB setup time | | 20 | | ns |
| T _{csb_hold} | CSB hold time | | 40 | | ns |

The figure below shows the definition of the SPI timing given in Table 7.3




Figure 7. 8 SPI timing diagram

The falling edge of CSB, in conjunction with the rising edge of SCLK, determines the start of framing. Once the beginning of the frame has been determined, timing is straightforward. The first phase of the transfer is the instruction phase, which consists of 16 bits followed by data that can be of variable lengths in multiples of 8 bits. If the device is configured with CSB tied low, framing begins with the first rising edge of SCLK.

The instruction phase is the first 16 bits transmitted. As shown in Figure 7.9, the instruction phase is divided into a number of bit fields.




Figure 7.9 Instruction Phase Bit Field

The first bit in the stream is the read/write indicator bit (R/W). When this bit is high, a read is being requested, otherwise indicates it is a write operation.

W1 and W0 represent the number of data bytes to transfer for either read or write (Table 7.4). If the number of bytes to transfer is three or less (00, 01, or 10), CSB can stall high on byte boundaries. Stalling on a non-byte boundary terminates the

communications cycle. If these bits are 11, data can be transferred until CSB transitions high. CSB is not allowed to stall during the streaming process.

The remaining 13 bits represent the starting address of the data sent. If more than one word is being sent, sequential addressing is used, starting with the one specified, and it either increments (LSB first) or decrements (MSB first) based on the mode setting.

| W1:W0 | Action | CSB Stalling |
|-------|---|--------------|
| 00 | 1 byte of data can be transferred. | Optional |
| 01 | 2 bytes of data can be transferred. | Optional |
| 10 | 3 bytes of data can be transferred. | Optional |
| 11 | 4 or more bytes of data can be transferred. CSB must be held low for entire sequence; otherwise, the cycle is terminated. | No |

Table 7. 4 W1 and W0 settings

Data follows the instruction phase. The amount of data sent is determined by the word length (Bit W0 and Bit W1). This can be one or more bytes of data. All data is composed of 8-bit words.

Data can be sent in either MSB-first mode or LSB-first mode (by setting 'LSB_first' bit). On power up, MSB-first mode is the default. This can be changed by programming the configuration register. In MSB-first mode, the serial exchange starts with the highest-order bit and ends with the LSB. In LSB-first mode, the order is reversed (Figure 7.10).




Figure 7. 10 MSB First and LSB First Instruction and Data Phases

Register bit 'SDO_active' is responsible for activating SDO on devices. If this bit is cleared, then SDO is inactive and read data is routed to the SDIO pin. If this bit is set, read data is placed on the SDO pin. The default for this bit is low, making SDO inactive.

7.3. I²C Interface

I²C bus uses SCL and SDA as signal lines. Both lines are connected to VDDIO externally via pull-up resistors so that they are pulled high when the bus is free. The I²C device address of NSA2860X is shown below. The LSB bit of the 7bits device address is configured via SDO/ADDR pin.

Table 7. 5 I²C Address.

| A7 | A6 | A5 | A4 | A3 | A2 | A1 | W/R |
|----|----|----|----|----|----|----|-----|
| 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0/1 |

| rable 7. 6 Electrical specification of the FC interface pins | | | | | | | | |
|--|---|-----------------------|-------|--|------|--|--|--|
| Symbol | Parameter | Condition | Min | Max | Unit | | | |
| f_{scl} | Clock frequency | | | 400 | kHz | | | |
| t_{LOW} | SCL low pulse | | 1.3 | | μs | | | |
| t _{HIGH} | SCL high pulse | | 0.6 | | μs | | | |
| t _{SUDAT} | SDA setup time | | 0.1 | | μs | | | |
| t _{HDDAT} | SDA hold time | | 0.0 | | μs | | | |
| t susta | Setup Time for a repeated start condition | | 0.6 | | μs | | | |
| t _{HDSTA} | Hold time for a start condition | | 0.6 | | μs | | | |
| t susto | Setup Time for a stop condition | | 0.6 | | μs | | | |
| t _{BUF} | Time before a new transmission can start | | 1.3 | | μs | | | |
| t _f | 70% t _{SU,DAT} 70% | t _{HIGH} 70% | D;DAT | //- } | | | | |

Table 7. 6 Electrical specification of the I²C interface pins




Figure 7. 11 I²C Timing Diagram

The I²C interface protocol has special bus signal conditions. Start (S), stop (P) and binary data conditions are shown below. At start condition, SCL is high and SDA has a falling edge. Then the slave address is sent. After the 7 address bits, the direction control bit R/W selects the read or write operation. When a slave device recognizes that it is being addressed, it should acknowledge by pulling SDA low in the ninth SCL (ACK) cycle.

At stop condition, SCL is also high, but SDA has a rising edge. Data must be held stable at SDA when SCL is high. Data can change value at SDA only when SCL is low.




Figure 7. 12 I²C Protocol

NSA2860X can support single byte read/write and multi-byte read/write operation. The transfer format is shown in the Figure 7.13 and 7.14.

Byte Write




Figure 7. 13 I²C Write Byte

Random Read






Figure 7. 14 I²C Read Byte

8. Package Information





| DESCRIPTION | | SYMBOL | MILLIMETER | | | |
|-------------------|-----------|--------|------------|-----------|------|--|
| DESCRIPTION | | STMBOL | MIN | NOM | MAX | |
| TOTAL THICKNESS | | Α | 0.70 | 0.75 | 0.80 | |
| STAND OFF | | A1 | 0.00 | | 0.05 | |
| MOLD THICKNESS | | A2 | 0.50 | 0.55 | 0.60 | |
| L/F THICKNESS | | A3 | | 0.203 REF | • | |
| LEAD WIDTH | | ь | 0.15 | 0.20 | 0.25 | |
| DADY CIZE | X | D | 3.95 | 4.00 | 4.05 | |
| BODY SIZE | Υ | Е | 3.95 | 4.00 | 4.05 | |
| LEAD PITCH | | e | 0.5 BSC | | | |
| EP SIZE | X | J | 2.65 | 2.70 | 2.75 | |
| EP SIZE | Υ | К | 2.65 | 2.70 | 2.75 | |
| LEAD LENGTH | | L | 0.35 | 0.40 | 0.45 | |
| PACKAGE EDGE TOLE | RANCE | aaa | | 0.1 | | |
| MOLD FLATNESS | | bbb | 0.1 | | | |
| COPLANARITY | PLANARITY | | 80.0 | | | |
| LEAD OFFSET | | ddd | 0.1 | | | |
| EXPOSED PAD OFFSE | T | eee | 0.1 | | | |

Figure 8. 1 QFN20 Package




Figure 8. 2 SSOP16 Package

* CONTROLLING DIMENSION : MM

| SYMBOL | MIL | LIMET | ER | INCH | | |
|--------|------|--------|------|-----------|--------|-------|
| | MIN. | N□M. | MAX. | MIN. | N□M. | MAX. |
| Α | | | 1.73 | | | 0.068 |
| A1 | 0.10 | | 0.25 | 0.004 | | 0.010 |
| A2 | 1.40 | | 1.55 | 0.055 | | 0.061 |
| b | 0.20 | | 0.31 | 0.008 | | 0.012 |
| U | 0.18 | | 0.25 | 0.007 | | 0.010 |
| D | 4.80 | | 5.00 | 0.189 | | 0.197 |
| Ε | 3.80 | | 4.00 | 0.150 | | 0.157 |
| HE | 5.80 | | 6.20 | 0.228 | | 0.244 |
| е | 0 | .635 k | 0SC | 0.025 bsc | | |
| L | 1 | .00 bs | C | 0.0 |)39 bs | 5C |
| L1 | 0.41 | | 0.89 | 0.016 | | 0.035 |
| Υ | | 0.09 | | | 0.004 | |
| A3 | | 0.25 | | | 0.010 | |
| θ | 0° | | 8° | 0° | | 8* |

9. Typical Applications

9.1. Application 1: 0~5V Voltage Output Sensor

Absolute or ratiometric voltage output pressure sensor, with bridge driven by constant current source. Internal temperature sensor output is used for temperature compensation. For OWI communication, OWI can be separated with VOUT or shorted to VOUT pin.




Figure 9. 1 Absolute/ratiometric 0~5V voltage output

9.2. Application 2: 0~10V Output Pressure Transmitter

Below is an absolute 0~10V voltage output pressure transmitter with external JFET regulator. The sensor bridge is supplied by VREFP and an external diode is used as temperature sensor. C5 (>50V) is the AC coupling capacitor used for dual-port OWI communication and R1 is for protecting OWI pin, C6 is an optional filtering capacitor.




Figure 9. 20~10V output pressure transmitter

9.3. Application 3: 4~20mA Pressure Transmitter 1

Use external JFET to supply AVDD. Sensor is constant current driven. R4 (Low TC) is connected to IEXC2 ('IEXC2' set as 4'b1111) to generate low drift constant current. Bridge voltage is used as the external temperature sensor. R5 is 50ohm precision resistor with low TC for loop current feedback. Dual-port OWI communication is used with OWI pin as the input port, and the output data is modulated on the loop current. No extra wire is needed for communication.




Figure 9. 3 4~20mA output pressure transmitter (with JFET)

9.4. Application 4: 4~20mA Pressure Transmitter 2

Similar as application 3, except an NPN transistor and a $50k\Omega$ resistor is used to replace the JFET, sensor is driven by VREFP and a low TC resistor is used to sensing the sensor temperature.




Figure 9. 4 4~20mA output pressure transmitter (with bipolar)

9.5. Application 5: Isolated Pressure Sensor Transmitter

The NSA2860X is supplied with isolated power. 'OWI_AC' and 'OWI_WINDOW' are set '1' to allow the user to use OWI for communication between the NSA2860X and the external MCU through two channel digital isolator.




Figure 9. 5 Isolated pressure transmitter

9.6. Application 6: Thermal Couple 4~20mA Temperature Transmitter





Figure 9. 6 Thermocouple 4~20mA temperature transmitter

10. Tape/Reel Information



SECTION A - A

Figure 10. 1 Tape/reel diagram for QFN20






Figure 10. 2 Tape/reel diagram for SSOP16


| Part No. | Package Type | A0 (mm) | B0 (mm) | K0 (mm) | K1 (mm) | F (mm) | P1 (mm) | W (mm) |
|---------------|--------------|------------|------------|------------|------------|-----------|------------|-----------|
| NSA2860X-QQNR | QFN20 | 4.25 | 4.25 | 1.1 | 0.3±0.05 | 5.50±0.05 | 8.00±0.1 | 12.0±0.3 |
| NSA2860X-DSSR | SSOP16 | 6.5±0.1 | 5.3±0.1 | 2.2±0.1 | 1.9±0.1 | 5.5±0.1 | 8.0±0.1 | 12.0±0.3 |

There is no component at the head and the tail of each tape/reel, where the space is 50cm, as shown in the following figure.



Pin 1 is located at the first quadrant, as shown in the following figure.





11. Order Information

| Part Number | Temperature | MSL | Package Type | SPQ |
|---------------|----------------|-----|--------------|------|
| NSA2860X-QQNR | -40°C to 125°C | 3 | QFN20 | 2500 |
| NSA2860X-DSSR | -40°C to 150°C | 1 | SSOP16 | 2500 |

12. Revision History

| Revision | Description | Date |
|----------|---|------------|
| 1.0 | Initial Version | 2019/03/25 |
| 1.1 | Modify the package type and application diagram | 2020/02/24 |
| 1.2 | Modify some parameters and add SSOP16 package | 2020/06/06 |
| 1.3 | Modify the part number and type | 2020/11/17 |
| 1.4 | Modify some clerical error | 2023/10/07 |
| | Change to new datasheet template | |

IMPORTANT NOTICE

The information given in this document (the "Document") shall in no event be regarded as any warranty or authorization of, express or implied, including but not limited to accuracy, completeness, merchantability, fitness for a particular purpose or infringement of any third party's intellectual property rights.

Users of this Document shall be solely responsible for the use of NOVOSENSE's products and applications, and for the safety thereof. Users shall comply with all laws, regulations and requirements related to NOVOSENSE's products and applications, although information or support related to any application may still be provided by NOVOSENSE.

This Document is provided on an "AS IS" basis, and is intended only for skilled developers designing with NOVOSENSE' products. NOVOSENSE reserves the rights to make corrections, modifications, enhancements, improvements or other changes to the products and services provided without notice. NOVOSENSE authorizes users to use this Document exclusively for the development of relevant applications or systems designed to integrate NOVOSENSE's products. No license to any intellectual property rights of NOVOSENSE is granted by implication or otherwise. Using this Document for any other purpose, or any unauthorized reproduction or display of this Document is strictly prohibited. In no event shall NOVOSENSE be liable for any claims, damages, costs, losses or liabilities arising out of or in connection with this Document or the use of this Document.

For further information on applications, products and technologies, please contact NOVOSENSE (www.novosns.com).

Suzhou NOVOSENSE Microelectronics Co., Ltd